

SN74AUP1T08 Low Power, 1.8, 2.5, 3.3-V Input, 3.3-V CMOS Output, Single 2-Input **Positive-AND Gate**

1 Features

- ESD Performance Tested Per JESD 22
 - 2000-V Human-Body Model (A114-B, Class II)
 - 1000-V Charged-Device Model (C101)
- Single-Supply Voltage Translator
- Output Level Up to Supply V_{CC} CMOS Level
 - 1.8 V to 3.3 V (at $V_{CC} = 3.3 \text{ V}$)
 - 2.5 V to 3.3 V (at $V_{CC} = 3.3 \text{ V}$)
 - 1.8 V to 2.5 V (at $V_{CC} = 2.5 \text{ V}$)
 - 3.3 V to 2.5 V (at V_{CC} = 2.5 V
- Schmitt-Trigger Inputs Reject Input Noise and Provide Better Output Signal Integrity
- I_{off} Supports Partial Power Down ($V_{CC} = 0 \text{ V}$)
- Very Low Static Power Consumption: $0.1 \mu A$
- Very Low Dynamic Power Consumption: $0.9 \mu A$
- Latch-Up Performance Exceeds 100 mA Per JESD 78. Class II
- Pb-Free Packages Available: SC70 (DCK) 2 x 2.1 x 0.65 mm (Height 1.1 mm)
- More Gate Options Available at www.ti.com/ littlelogic

2 Description

The SN74AUP1T08 performs the Boolean function $Y = A \cdot B \text{ or } Y = \overline{A} + \overline{B}$ with designation for logic-level translation applications with output referenced to supply V_{CC}.

AUP technology is the industry's lowest-power logic technology designed for use in extending battery-life in operating. All input levels that accept 1.8-V LVCMOS signals, while operating from either a single 3.3-V or 2.5-V V_{CC} supply. This product also maintains excellent signal integrity (see Figure 5-1 and Figure 5-2).

The wide V_{CC} range of 2.3 V to 3.6 V allows the possibility of switching output level to connect to external controllers or processors.

Schmitt-trigger inputs (ΔV_T = 210 mV between positive and negative input transitions) offer improved noise immunity during switching transitions, which is especially useful on analog mixed-mode designs. Schmitt-trigger inputs reject input noise, ensure integrity of output signals, and allow for slow input signal transition.

I_{off} is a feature that allows for powered-down conditions ($V_{CC} = 0 V$) and is important in portable and mobile applications. When $V_{CC} = 0 \text{ V}$, signals in the range from 0 V to 3.6 V can be applied to the inputs and outputs of the device. No damage occurs to the device under these conditions.

The SN74AUP1T08 is designed with optimized current-drive capability of 4 mA to reduce line reflections, overshoot, and undershoot caused by high-drive outputs.

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
SN74AUP1T08	SC70 (5)	2mm x 1.25mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Logic Diagram (AND Gate)



Table of Contents

1 Features1	5.10 Operating Characteristics
2 Description1	5.11 Typical Characteristics
3 Revision History2	6 Parameter Measurement Information
4 Pin Configuration and Functions3	
5 Specifications4	7.1 Functional Block Diagram10
5.1 Absolute Maximum Ratings4	7.2 Device Functional Modes10
5.2 Recommended Operating Conditions4	8 Device and Documentation Support11
5.3 Electrical Characteristics4	8.1 Documentation Support11
5.4 Switching Characteristics5	
5.5 Switching Characteristics6	8.3 Support Resources11
5.6 Switching Characteristics6	8.4 Trademarks11
5.7 Switching Characteristics6	8.5 Glossary11
5.8 Switching Characteristics6	9 Mechanical, Packaging, and Orderable Information 11
5.9 Switching Characteristics7	, 5 5,

3 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision * (April 2010) to Revision A (September 2020)

Page

- Updated the numbering format for tables, figures, and cross-references throughout the document......



4 Pin Configuration and Functions




Figure 4-1. DCK Package 5-Pin SC70 Top View



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	4.6	V
VI	Input voltage range ⁽²⁾	-0.5	4.6	V	
Vo	Voltage range applied to any output in the high-impedance or power-off state	Voltage range applied to any output in the high-impedance or power-off state ⁽²⁾			
Vo	Output voltage range in the high or low state ⁽²⁾		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
Io	Continuous output current	·		±20	mA
	Continuous current through V _{CC} or GND			±50	mA
θ_{JA}	Package thermal impedance ⁽³⁾	DCK package		259	°C/W
T _{stg}	Storage temperature		-65	150	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) The package thermal impedance is calculated in accordance with JESD 51-7.

5.2 Recommended Operating Conditions

See(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage		2.3	3.6	V
VI	Input voltage		0	3.6	V
Vo	Output voltage		0	V _{CC}	V
	Lligh level output ourrent	V _{CC} = 2.3 V		-3.1	A
I _{OH}	High-level output current	V _{CC} = 3 V		-4	mA
	Law lavel autout aureant	V _{CC} = 2.3 V		3.1	- mA
loL	Low-level output current	V _{CC} = 3 V		4	IIIA
T _A	Operating free-air temperature		-40	85	°C

All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. See *Implications of Slow or Floating CMOS Inputs*, SCBA004.

5.3 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{cc}	T _A =	25°C	T _A = -40° to 85°C	UNIT	
			MIN	TYP MAX	MIN	MAX	
V _{T+}		2.3 V to 2.7 V	0.6	1.1	0.6	1.1	.,
Positive-going input threshold voltage		3 V to 3.6 V	0.75	1.16	0.75	1.19	V
V _T		2.3 V to 2.7 V	0.35	0.6	0.35	0.6	.,
Negative-going input threshold voltage		3 V to 3.6 V	0.5	0.85	0.5	0.85	V
ΔV_T		2.3 V to 2.7 V	0.23	0.6	0.1	0.6	
Hysteresis (V _{T+} - V _{T-})		3 V to 3.6 V	0.25	0.56	0.15	0.56	V
V _{OH}	I _{OH} = -20 μA	2.3 V to 3.6 V	V _{CC} - 0.1		$V_{CC} - 0.1$		V
VOH	$I_{OH} = -2.3 \text{ mA}$	2.3 V	2.05		1.97		"

Submit Document Feedback

Copyright © 2020 Texas Instruments Incorporated

5.3 Electrical Characteristics (continued)

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{cc}	T _A =	25°C		T _A = -40° to 85°C		UNIT
				MIN	TYP	MAX	MIN	MAX	
		I _{OH} = -3.1 mA		1.9			1.85		
		I _{OH} = -2.7 mA	3 V	2.72			2.67		
		I _{OH} = -4 mA	3 V	2.6			2.55		
		I _{OL} = 20 μA	2.3 V to 3.6 V			0.1		0.1	
		I _{OL} = 2.3 mA	2.3 V			0.31		0.33	
V _{OL}		I _{OL} = 3.1 mA	2.3 V			0.44		0.45	V
		I _{OL} = 2.7 mA	2.1/			0.31		0.33	
		I _{OL} = 4 mA	3 V			0.44			
I _I	All inputs	V _I = 3.6 V or GND	0 V to 3.6 V			0.1		0.5	μA
I _{off}		V_I or $V_O = 0$ V to 3.6 V	0 V			0.1		0.5	μA
ΔI_{off}		V _I or V _O = 3.6 V	0 V to 0.2 V			0.2		0.5	μA
I _{CC}		V _I = 3.6 V or GND, I _O = 0	2.3 V to 3.6 V			0.5		0.9	μA
A.I.		One input at 0.3 V or 1.1 V, Other inputs at 0 or V _{CC} , I _O = 0	2.3 V to 2.7 V					4	
ΔI _{CC}		One input at 0.45 V or 1.2 V, Other inputs at 0 or V _{CC} , I _O = 0	3 V to 3.6 V	o 3.6 V			12		μA
Ci		V _I = V _{CC} or GND	3.3 V		1.5				pF
Co		V _O = V _{CC} or GND	3.3 V		3				pF

5.4 Switching Characteristics

over recommended operating free-air temperature range, V_{CC} = 2.5 V ± 0.2 V, V_I = 1.8 V ± 0.15 V (unless otherwise noted) (see Figure 6-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	CL	TA	= 25°C		T _A = -4 to 85	40°C i°C	UNIT						
				MIN	TYP	MAX	MIN	MAX							
	A or B	Y	5 pF	1.8	2.3	2.9	0.5	6.8							
			10 pF	2.3	2.8	3.4	1	7.9							
^t pd			T	Y	Y	Y	Y	A or B Y	15 pF	2.6	3.1	3.8	1	8.7	ns
			30 pF	3.8	4.4	5.1	1.5	10.8							



5.5 Switching Characteristics

over recommended operating free-air temperature range, V_{CC} = 2.5 V ± 0.2 V, V_{I} = 2.5 V ± 0.2 V (unless otherwise noted) (see Figure 6-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	_	CL	T	= 25°C		T _A = -4 to 85	°C 10°C	UNIT			
				MIN	TYP	MAX	MIN	MAX					
		Y	5 pF	1.8	2.3	3.1	0.5	6					
	A or B		10 pF	2.2	2.8	3.5	1	7.1	no				
t _{pd}			ı	, T	Ť	AUB	15 pF	2.6	3.2	5.2	1	7.9	ns
			30 pF	3.7	4.4	5.2	1.5	10					

5.6 Switching Characteristics

over recommended operating free-air temperature range, V_{CC} = 2.5 V ± 0.2 V, V_I = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 6-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	-	CL	T	= 25°C		T _A = -4 to 85	40°C s°C	UNIT
				MIN	TYP	MAX	MIN	MAX		
	A or B	Y	5 pF	2	2.7	3.5	0.5	5.5		
			10 pF	2.4	3.1	3.9	1	6.5	no	
t _{pd}			15 pF	2.8	3.5	4.3	1	7.4	ns	
			30 pF	4	4.7	5.5	1.5	9.5		

5.7 Switching Characteristics

over recommended operating free-air temperature range, V_{CC} = 3.3 V ± 0.3 V, V_I = 1.8 V ± 0.15 V (unless otherwise noted) (see Figure 6-1)

PARAMETER	FROM	TO (OUTPUT)	C.		T	= 25°C		T _A = -4 to 85	UNIT
	(INPUT)			MIN	TYP	MAX	MIN	MAX	
	A or B	Y	5 pF	1.6	2	2.5	0.5	8	
+ .			10 pF	2	2.4	2.9	1	8.5	ne
t _{pd}			15 pF	2.3	2.8	3.3	1	9.1	ns
			30 pF	3.4	3.9	4.4	1.5	9.8	

5.8 Switching Characteristics

over recommended operating free-air temperature range, V_{CC} = 3.3 V ± 0.3 V, V_{I} = 2.5 V ± 0.2 V (unless otherwise noted) (see Figure 6-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	CL	T	= 25°C		T _A = -4 to 85	40°C °C	UNIT				
	(INFOT)			MIN	TYP	MAX	MIN	MAX					
	A or B	Y	5 pF	1.6	1.9	2.4	0.5	5.3					
			10 pF	2	2.3	2.7	1	6.1	20				
^L pd			, T	Ť	Y	ז ם וכ	15 pF	2.3	2.7	3.1	1	6.8	ns
			30 pF	3.4	3.8	4.2	1.5	8.5					

Product Folder Links: SN74AUP1T08

5.9 Switching Characteristics

over recommended operating free-air temperature range, V_{CC} = 3.3 V ± 0.3 V, V_{I} = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 6-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	-	CL	T	= 25°C		T _A = -4 to 85	°C	UNIT		
				MIN	TYP	MAX	MIN	MAX				
		V	5 pF	1.6	2.1	2.7	0.5	4.7				
	A or B		10 pF	2	2.4	3	1	5.7	no			
t _{pd}	AOIB	AOIB	T	1	D T	15 pF	2.3	2.7	3.3	1	6.2	ns
			30 pF	3.4	3.8	4.4	1.5	7.8				

5.10 Operating Characteristics

 $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	UNIT	
			HIP	HIF		
C_{pd}	Power dissipation capacitance	f = 10 MHz	4	5	pF	

5.11 Typical Characteristics




Figure 5-1. AUP - The Lowest-Power Family






Figure 5-2. Excellent Signal Integrity



6 Parameter Measurement Information



	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V
C _L	5, 10, 15, 30 pF	5, 10, 15, 30 pF
V _{MI}	V _I /2	V _I /2
V _{MO}	V _{CC} /2	V _{CC} /2



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS

NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$, slew rate \geq 1 V/ns.
- C. The outputs are measured one at a time, with one transition per measurement.
- D. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 6-1. Load Circuit And Voltage Waveforms




Figure 6-2. Typical Design Examples






Figure 6-3. Switching Thresholds For 1.8-V To 3.3-V Translation



7 Detailed Description

7.1 Functional Block Diagram



Figure 7-1. Logic Diagram (AND Gate)

7.2 Device Functional Modes

Table 7-1 through Table 7-3 list the functional modes of the SN74AUP1T08 device.

Table 7-1. Function Table

INP (Lower Le	OUTPUT (V _{CC} CMOS)							
Α	A B							
Н	н н							
L	X	L						
X	L	L						

Table 7-2. Supply $V_{CC} = 2.3 \text{ V}$ To 2.7 V (2.5 V)

INP V _{T+} max V _{T-} min =	OUTPUT CMOS
Α	Υ
V _{IH} =	V _{OH} = 1.85 V
V _{IL} = 0	$V_{OL} = 0.45 \text{ V}$

Table 7-3. Supply $V_{CC} = 3 \text{ V To } 3.6 \text{ V } (3.3 \text{ V})$

INP V _{T+} max : V _{T-} min =	OUTPUT CMOS
Α	Υ
V _{IH} =	V _{OH} = 2.55 V
V _{IL} =	V _{OL} = 0.45 V

Product Folder Links: SN74AUP1T08

8 Device and Documentation Support

8.1 Documentation Support

8.1.1 Related Documentation

For related documentation see the following:

Implications of Slow or Floating CMOS Inputs, SCBA004

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

8.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 14-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
SN74AUP1T08DCKR	Active	Production	SC70 (DCK) 5	3000 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	6EF
SN74AUP1T08DCKR.Z	Active	Production	SC70 (DCK) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	6EF
SN74AUP1T08DCKRG4.Z	Active	Production	SC70 (DCK) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	6EF

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 28-Dec-2024


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AUP1T08DCKR	SC70	DCK	5	3000	180.0	8.4	2.3	2.5	1.2	4.0	8.0	Q3

PACKAGE MATERIALS INFORMATION

www.ti.com 28-Dec-2024




*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ı	SN74AUP1T08DCKR	SC70	DCK	5	3000	210.0	185.0	35.0



SMALL OUTLINE TRANSISTOR




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.5. Lead width does not comply with JEDEC.
- 6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

7. Publication IPC-7351 may have alternate designs.8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 10. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated